

# LMC8101

# Rail-to-Rail Input and Output, 2.7V Op Amp in micro SMD package with Shutdown

### **General Description**

The LMC8101 is a Rail-to-Rail Input and Output high performance CMOS operational amplifier. The LMC8101 is ideal for low voltage (2.7V to 10V) applications requiring Rail-to-Rail inputs and output. The LMC8101 is supplied in the die sized micro SMD as well as the 8 pin MSOP packages. The micro SMD package requires 75% less board space as compared to the SOT23-5 package. The LMC8101 is an upgrade to the industry standard LMC7101.

The LMC8101 incorporates a simple user controlled methodology for shutdown. This allows ease of use while reducing the total supply current to 1nA typical. This extends battery life where power saving is mandated. The shutdown input threshold can be set relative to either  $V^+$  or  $V^-$  using the SL pin (see Application Note section for details).

Other enhancements include improved offset voltage limit, three times the output current drive and lower 1/f noise when compared to the industry standard LMC7101 Op Amp. This makes the LMC8101 ideal for use in many battery powered, wireless communication and Industrial applications.

#### **Features**

 $V_{S}=2.7V,\,T_{A}=25^{\circ}\text{C},\,\,R_{L}$  to V+/2, Typical values unless specified.

- Rail-to-Rail Inputs
- Rail-to-Rail Output


Swing Within 35mV of Supplies ( $R_L = 2k\Omega$ )


- Packages Offered:
- micro SMD packageMSOP package3.0mm x 4.9mm
- Low Supply Current <1mA (max)
- Shutdown Current 1µA (max)
- Versatile Shutdown feature 10µs turn-on
- Output Short Circuit Current 10mA
- Offset Voltage ±5 mV (max)
   Gain-Bandwidth 1MHz
- Supply Voltage Range 2.7V-10V
- Supply voltage Hange 2.7V-10V
   THD 0.18%
- Voltage Noise 36  $\frac{\text{nV}}{\sqrt{\text{Hz}}}$

# **Applications**

- Portable Communication (voice, data)
- Cellular Phone Power Amp Control Loop
- Buffer AMP
- Active Filters
- Battery Sense
- VCO Loop

# **Connection Diagrams**





# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Current at Output Pin

(Notes 3, 12)  $\pm 80 \text{mA}$ Current at Power Supply pins  $\pm 80 \text{mA}$ 

Storage Temperature Range -65°C to +150°C

Junction Temperature(Note 4) +150°C

Soldering Information

Infrared or Convection (20 sec.) 235°C Wave Soldering (10 sec.) 260°C

### **Operating Ratings** (Note 1)

Supply Voltage (V<sup>+</sup> - V<sup>-</sup>) 2.7V to 10V

Junction Temperature Range

(Note 4)  $-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ 

Package Thermal Resistance ( $\theta_{JA}$ ) (Note 4)

micro SMD 220°C/W

MSOP pkg. 8 pin Surface

Mount 230°C/W

### 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1$  M $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
Vos	Input Offset Voltage		±0.70	±5	mV
				±7	max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		4		μV/°C
I <sub>B</sub>	Input Bias Current	(Note 7)	±1	±64	рА
					max
Ios	Input Offset Current		0.5	32	рА
					max
$R_{\text{in CM}}$	Input Common Mode Resistance		10		$G\Omega$
C <sub>in CM</sub>	Input Common Mode Capacitance		10		pF
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 2.7V$	78	60	dB
		V <sub>S</sub> = 3V	78	64	min
		$0V \le V_{CM} \le 3V$		60	
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.7V to 3V	57	50	dB
				48	min
CMVR	Input Common-Mode Voltage Range	V <sub>S</sub> = 2.7V	0.0	0.0	V
		CMRR > = 50dB			max
			3.0	2.7	V
					min
		V <sub>S</sub> = 3V	-0.2	-0.1	V
		CMRR > = 50dB			max
			3.2	3.1	V
					min

**2.7V Electrical Characteristics** (Continued) Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1$  M $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
A <sub>VOL</sub>	Large Signal Voltage Gain	Sourcing $R_L = 2k\Omega \text{ to V}^+/2$ $V_O = 1.35V \text{ to } 2.45V$	3162	1000 562	V/V
		Sinking $R_L = 2k\Omega \text{ to V}^+/2$ $V_O = 1.35V \text{ to } 0.25V$	3162	804 <b>562</b>	min
		Sourcing $R_L = 10k\Omega \text{ to V}^+\!/2$ $V_O = 1.35V \text{ to } 2.65V$	4000	1778 <b>1000</b>	V/V
		Sinking $R_L = 10k\Omega \text{ to V}^+/2$ $V_O = 1.35V \text{ to } 0.05V$	4000	1778 <b>1000</b>	min
V <sub>O</sub>	Output Swing High	$R_L = 2k\Omega \text{ to } V^+/2$ $V_{ID} = 100\text{mV}$	2.67	2.64 <b>2.62</b>	V min
		$R_L = 10k\Omega$ to V <sup>+</sup> /2 V <sub>ID</sub> = 100mV	2.69	2.68 <b>2.67</b>	V min
	Output Swing Low	$R_L = 2k\Omega$ to V <sup>+</sup> /2 $V_{ID} = -100$ mV	32	100 <b>150</b>	mV max
	2011	$R_{L} = 10k\Omega \text{ to V}^{+}/2$ $V_{ID} = -100\text{mV}$	10	30 <b>70</b>	mV max
I <sub>sc</sub>	Output Short Circuit Current	Sourcing to V+/2 V <sub>ID</sub> = 100mV (Note 11)	20	14	mA min
		Sinking to V <sup>+</sup> /2  V <sub>ID</sub> = -100mV (Note 11)	10	5 4	mA min
I <sub>S</sub>	Supply Current	No load, normal operation	0.70	1.0 1.2	mA max
		Shutdown mode	0.001	1	μA max
T <sub>on</sub>	Shutdown Turn-on time	(Note 9)	10	15	μs
$\Gamma_{\text{off}}$	Shutdown Turn-off time	(Note 9)	1		 μs
in	"SL" and "SD" Input Current		±1	±64	pA max
SR	Slew Rate (Note 8)	$A_V = +1$ , $R_L = 10k\Omega$ to $V^+/2$ $V_I = 1V_{PP}$	1	0.8	V/µs min
u	Unity Gain-Bandwidth	$V_1 = 10 \text{mV}, R_L = 2 \text{k}\Omega \text{ to V}^+/2$	750		KHz
3BW	Gain Bandwidth Product	f = 100KHz	1		MHz
Pn	Input-Referred Voltage Noise	$f = 10KHz$ , $R_S = 50\Omega$	36		nV √Hz
n	Input-Referred Current Noise	f = 10KHz	1.5		$\frac{fA}{\sqrt{Hz}}$
THD	Total Harmonic Distortion	f = 1KHz, $AV = +1$ , $V_O = 2.2Vpp$ , $R_L = 600\Omega$ to $V^+/2$	0.18		%

# **±5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J=25^{\circ}C$ ,  $V^+=5V$ ,  $V^-=-5V$ ,  $V_{CM}=V_O=0V$ , and  $R_L>1$  M $\Omega$  to gnd. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
V <sub>os</sub>	Input Offset Voltage		±0.7	±5	mV
				±7	max
TCV <sub>os</sub>	Input Offset Voltage Average Drift		4		μV/°C
I <sub>B</sub>	Input Bias Current	(Note 7)	±1	±64	рА
					max
los	Input Offset Current		0.5	32	pA
					max
R <sub>in CM</sub>	Input Common Mode Resistance		10		GΩ
C <sub>in CM</sub>	Input Common Mode Capacitance		10		pF
CMRR	Common-Mode Rejection Ratio	$-5V \le V_{CM} \le 5V$	87	70	dB
				67	min
PSRR	Power Supply Rejection Ratio	$V_S = 5V$ to 10V	80	76	dB
				72	min
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	-5.3	-5.2	V
				-5.0	max
			5.3	5.2	V
				5.0	min
$A_{VOL}$	Large Signal Voltage Gain	Sourcing		17.8	
		$R_L = 600\Omega$	34.5	10	
		$V_O = 0V \text{ to } 4V$			V/mV
		Sinking		17.8	min
		$R_L = 600\Omega$	34.5	3.16	
		$V_O = 0V \text{ to } -4V$			
		Sourcing	100	31.6	
		$R_{L} = 2k\Omega$	138	17.8	V/mV
		$V_O = 0V \text{ to } 4.6V$			min
		Sinking $R_L = 2k\Omega$	138	31.6	111111
		$V_{O} = 0V \text{ to } -4.6V$	136	10	
V <sub>O</sub>	Output Swing	$R_{L} = 600\Omega$	4.73	4.60	V
V <sub>O</sub>	High	$V_{ID} = 100 \text{mV}$	4.75	4.54	min
	i ngi	$R_1 = 2k\Omega$	4.90	4.85	V
		$V_{ID} = 100 \text{mV}$	4.00	4.83	min
	Output Swing	$R_L = 600\Omega$	-4.85	-4.75	V
	Low	$V_{ID} = -100 \text{mV}$	1.00	-4.65	max
		$R_L = 2k\Omega$	-4.95	4.90	V
		$V_{ID} = -100 \text{mV}$		-4.84	max
I <sub>sc</sub>	Output Short Circuit Current	Sourcing, V <sub>ID</sub> = 100mV	49	30	mA
50	,	(Note 3),(Note 11)		25	min
		Sinking, $V_{ID} = -100 \text{mV}$	90	60	mA
		(Note 3),(Note 11)		52	min
I <sub>s</sub>	Supply Current	No load, normal operation	1.1	1.7	mA
J		,		1.9	max
		Shutdown mode	0.001	1	μA
T <sub>on</sub>	Shutdown Turn-on time	(Note 9)	10	15	μs
T <sub>off</sub>	Shutdown Turn-off time	(Note 9)	1		μs
l <sub>in</sub>	"SL" and "SD" Input Current	(	±1	±64	pA
'in	or and or input ourient				max
					παλ

### ±5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = V_O = 0V$ , and  $R_L > 1$  M $\Omega$  to gnd. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
SR	Slew Rate (Note 8)	$A_V = +10, R_L = 10k\Omega,$ $V_O = 10Vpp, C_L = 1000pF$	1.2	( 232 2)	V/µs
f <sub>u</sub>	Unity Gain-Bandwidth	$V_0 = 10 \text{ Vpp, } C_L = 1000 \text{ pr}$ $V_1 = 10 \text{mV}$ $R_1 = 2 \text{k}\Omega$	840		KHz
GBW	Gain Bandwidth Product	f = 10KHz	1.3		MHz
e <sub>n</sub>	Input-Referred Voltage Noise	$f = 10KHz, R_s = 50\Omega$	33		nV √Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 10KHz	1.5		fA √Hz
THD	Total Harmonic Distortion	$f = 10KHz$ , $AV = +1$ , $V_O = 8Vpp$ , $R_L = 600\Omega$	0.2		%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model,  $1.5k\Omega$  in series with 100pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of 40mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the slower of the rising and falling slew rates.

Note 9: Shutdown Turn-on and Turn-off times are defined as the time required for the output to reach 90% and 10%, respectively, of its final peak to peak swing when set for Rail to Rail output swing with a 100KHz sine wave,  $2K\Omega$  load, and  $A_V = +10$ .


Note 10: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 11: Short circuit test is a momentary test. See Note 12.

Note 12: Output short circuit duration is infinite for  $V_S < 6V$ . Otherwise, extended period output short circuit may damage the device.

Note 13: machine Model,  $0\Omega$  in series with 200pF.


Gain/Phase vs. Frequency ( $R_L = 2k$ ,  $V_S = \pm 1.35V$ )




Frequency (Hz)

10124002


#### Gain/Phase vs. Frequency ( $R_L$ = Open)



Unity Gain Frequency vs. Supply Voltage




Gain/Phase vs. Frequency ( $R_L = 2k$ ,  $V_S = \pm 5V$ )



10124001


# Gain vs. Phase for various C<sub>L</sub>




Frequency (Hz)


10124003

### Phase Margin vs. Supply Voltage




#### Unity Gain Frequency and Phase Margin vs. Load







#### CMRR vs. Frequency




#### Unity Gain Frequency and Phase Margin vs. Load





#### PSRR vs. Frequency




Input Bias Current vs. Common Mode Voltage @ 85°C












1.5


2.5


0.5




















Output Positive Swing vs. Supply Voltage







Output Positive Swing vs. Supply Voltage




Output Negative Swing vs. Supply Voltage  $$R_{L}=600\Omega$$  to  $$V^{+}\!/2$$ 




Output Negative Swing vs. Supply Voltage,  $R_L = 2k$  to  $V^+/2$ 




Short Circuit Sinking Current vs. Supply Voltage



Short Circuit Sourcing Current vs. Supply Voltage




Undistorted Output Voltage Swing vs. Output Load Resistance




Step Response 1% settling time and % overshoot vs.

Cap Load




Large Signal Step Response



10124015

### $\textbf{Typical Performance Characteristics} \ \ V_S = 2.7 \text{V, Single Supply, V}_{\text{CM}} = \text{V}^+\!/2, \ T_A = 25 ^{\circ}\text{C unless}$ specified (Continued)


#### **Small Signal Step Response**



 $2 \mu s/div$ 

10124016

10124018




Large Signal Step Response


 $2 \mu s/div$ 

10124017

### **Small Signal Step Response**




### **Small Signal Step Response**




 $2 \mu s/div$ 

10124019

#### Large Signal Step Response



Large Signal Step Response




2 μs/div


10124021

# $\textbf{Typical Performance Characteristics} \ \ V_S = 2.7V, \ \ \text{Single Supply}, \ \ V_{CM} = V^+/2, \ \ T_A = 25^{\circ}C \ \ \text{unless}$ specified (Continued)







#### Slew Rate vs. Capacitive Load




#### Slew Rate vs. Capacitive Load




#### Slew Rate vs. Supply Voltage




#### Slew Rate vs. Capacitive Load




#### Slew Rate vs. Capacitive Load




10124042







# Voltage Noise vs. V<sub>CM</sub> @ Various Frequencies




### THD+N vs. Amplitude




#### THD+N vs. Frequency




#### Sourcing Current vs. Output Voltage (V<sub>S</sub> = 2.7V)



#### Sinking Current vs. Output Voltage ( $V_S = 2.7V$ )




Sourcing Current vs. Output Voltage ( $V_S = 10V$ )




1012


#### Cap Load vs. IOUT



### Sinking Current vs. Output Voltage ( $V_S = 10V$ )



#### Cap Load vs. Isolation Resistance



# **Application Notes**

#### **SHUTDOWN FEATURES**

The LMC8101 is capable of being turned off in order to conserve power. Once in shutdown, the device supply current is drastically reduced (1µA maximum) and the output will be "Tri-stated".

The shutdown feature of the LMC8101 is designed for flexibility. The threshold level of the SD input can be referenced to either  $V^-$  or  $V^+$  by setting the level on the SL input. When the SL input is connected to V-, the SD threshold level is referenced to V<sup>-</sup> and vice versa. This threshold will be about 1.5V from the supply tied to the SL pin. So, for this example, the device will be in shutdown as long as the SD pin voltage is within 1V of V-. In order to ensure that the device would not "chatter" between active and shutdown states, hysteresis is built into the SD pin transition (see Figure 1 for an illustration of this feature). The shutdown threshold and hysteresis level are independent of the supply voltage. Figure 1 illustration applies equally well to the case when SL is tied to V<sup>+</sup> and the horizontal axis is referenced to V+ instead. The SD pin should not be set within the voltage range from 1.1V to 1.9V of the selected supply voltage since this is a transition region and the device status will be undetermined.




FIGURE 1. Supply Current vs. "SD" Voltage

Table 1, below, summarizes the status of the device when the SL and SD pins are connected directly to V<sup>-</sup> or V<sup>+</sup>:

TABLE 1. LMC8101 Status Summary

SL	SD	LMC8101 Status
V <sup>-</sup>	V-	Shutdown
V <sup>-</sup>	V <sup>+</sup>	Active
V <sup>+</sup>	V <sup>+</sup>	Shutdown
V <sup>+</sup>	V-	Active

In case shutdown operation is not needed, as can be seen in Table 1, the two pins SL and SD can simply be connected to opposite supply nodes to achieve "Active" operation. The SL and SD should always be tied to a node; if left unconnected, these high impedance inputs will float to an undetermined state and the device status will be undetermined as well.

With the device in shutdown, once "Active" operation is initiated, there will be a finite amount of time required before the device output is settled to its final value. This time is less than 15µs. In addition, there may be some output spike during this time while the device is transitioning into a fully

operational state. Some applications may be sensitive to this output spike and proper precautions should be taken in order to ensure proper operation at all times.

#### **TINY PACKAGE**

The LMC8101 is available in the micro SMD package as well the 8 pin MSOP package. The micro SMD package requires approximately 1/4 the board area of a SOT23. This package is less than 1mm in height allowing it to be placed in absolute minimum height clearance areas such as cellular handsets, LCD panels, PCMCIA cards, etc. More information about the micro SMD package can be found at: http://www.national.com/appinfo/microsmd.

#### **CONVERSION BOARDS**

In order to ease the evaluation of tiny packages such as the micro SMD, there is a conversion board (LMC8101CONV) available to board designers. This board converts a micro SMD device into an 8 pin DIP package (see *Figure 2*, Conversion Board Pin out diagram) for easier handling and evaluation. This board can be ordered from National Semiconductor by contacting http://www.national.com.




FIGURE 2. micro SMD Conversion Board pin-out

#### **INCREASED OUTPUT CURRENT**

Compared to the LMC7101, the LMC8101 has an improved output stage capable of up to three times larger output sourcing and sinking current. This improvement would allow a larger output voltage swing range compared to the LMC7101 when connected to relatively heavy loads. For lower supply voltages this is an added benefit since it increases the output swing range. For example, the LMC8101 can typically swing 2.5Vpp with 2mA sourcing and sinking output current (Vs = 2.7V) whereas the LMC7101 output swing would be limited to 1.9Vpp under the same conditions. Also, compared to the LMC7101 in the SOT23 package, the LMC8101 can dissipate more power because both the MSOP and the micro SMD packages have 40% better heat dissipation capability.

#### LOWER 1/f NOISE

The dominant input referred noise term for the LMC8101 is the input noise voltage. Input noise current for this device is of no practical significance unless the equivalent resistance it looks into is  $5M\Omega$  or higher.

The LMC8101's low frequency noise is significantly lower than that of the LMC7101. For example, at 10Hz, the input referred spot noise voltage density is 85 nV  $\sqrt{\text{Hz}}$  as compared to about 200nV  $\sqrt{\text{Hz}}$  for the LMC7101. Over a frequency range of 0.1Hz to 100Hz, the total noise of the LMC8101 will be approximately 60% less than that of the LMC7101.

# **Application Notes** (Continued)

#### LOWER THD

When connected to heavier loads, the LMC8101 has lower THD compared to the LMC7101. For example, with 5V supply at 10KHz and 2Vpp swing (Av = -2), the LMC8101 THD (0.2%) is 60% less than the LMC7101's. The LMC8101 THD can be kept below 0.1% with 3Vpp at the output for up to 10KHz (refer to the Typical Characteristics Plots).

#### IMPROVING THE CAP LOAD DRIVE CAPABILITY

This can be accomplished in several ways:

Output resistive loading increase:

The Phase Margin increases with increasing load (refer to the Typical Characteristics Plots). When driving capacitive loads, stability can generally be improved by allowing some output current to flow through a load. For example, the cap load drive capability can be increased from 8200pF to 16000pF if the output load is increased from  $5k\Omega$  to  $600\Omega$  (A $_{V}$  = +10, 25% overshoot limit, 10V supply).

Isolation resistor between output and cap load:

This resistor will isolate the feedback path (where excessive phase shift due to output capacitance can cause instability) from the capacitive load. With a 10V supply, a  $100\Omega$  isolation resistor allows unlimited capacitive load without oscillation compared to only 300pF without this resistor ( $A_V = +1$ ).

Higher supply voltage:

Operating the LMC8101 at higher supply voltages allows higher cap load tolerance. At 10V, the LMC8101's low supply voltage cap load limit of 300pF improves to about 600pF ( $A_V = +1$ ).


Closed loop gain increase:

As with all Op Amps, the capacitive load tolerance of the LMC8101 increases with increasing closed loop gain. In applications where the load is mostly capacitive and the resistive loading is light, stability increases when the LMC8101 is operated at a closed loop gain larger than +1.

### **Ordering Information**

Package	Part Number	Package Marking	Transport Media	<b>NSC Drawing</b>	
8-Bump micro SMD	LMC8101BP	А	250 Units Tape and Reel	BPA08FFB	
Leaded	LMC8101BPX	2	3k Units Tape and Reel	DEAUGEED	
8-Bump micro SMD	LMC8101TP	А	250 Units Tape and Reel	TPA08FFA	
Lead Free	LMC8101TPX	08	3k Units Tape and Reel		
8-Pin MSOP	LMC8101MM	A44	1k Units Tape and Reel	MUA08A	
6-PIII WISOP	LMC8101MMX	A11	3.5k Units Tape and Reel	WUAU6A	


# Physical Dimensions inches (millimeters) unless otherwise noted



NOTES: UNLESS OTHERWISE SPECIFIED

- 1. EPOXY COATING
- 2. 63Sn/37Pb EUTECTIC BUMP
- 3. RECOMMENDED NON-SOLDER MASK DEFINED LANDING PAD.
- 4. PIN A1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION. REMAINING PINS ARE NUMBERED COUNTERCLOCKWISE.
- 5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.
- 6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION BC.

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




NOTES: UNLESS OTHERWISE SPECIFIED

- 1. EPOXY COATING
- 2. FOR SOLDER BUMP COMPOSITION, SEE "SOLDER INFORMATION". IN THE PACKAGING SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE (www.national.com)
- 3. RECOMMENDED NON-SOLDER MASK DEFINED LANDING PAD.
- 4. PIN A1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION.
- 5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.
- 6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION BC.

8-Bump micro SMD (Lead Free) Package Order Package Number LMC8101TP, or LMC8101TPX NS Package Number TPA08FFA  $X_1 = 1.412 \text{ mm} \quad X_2 = 1.412 \text{ mm} \quad X_3 = 0.5 \text{ mm}$ 

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



8-Pin MSOP Package Order Package Number LMC8101MM or LMC8101MMX **NS Package Number MUA08A** 

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



**National Semiconductor** Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor **Europe Customer Support Center** Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com **National Semiconductor** Japan Customer Support Center Fax: 81-3-5639-7507 Email: ipn.feedback@nsc.com Tel: 81-3-5639-7560